



First Call For Papers

2019 13th IEEE International Conference on ASIC

Oct. 29-Nov.1, 2019, Hilton Chongqing, Chongqing, China

General Co-Chairs
Jan Van der Spiegel
Ting-Ao Tang
Yong Lian
Zhiliang Hong
Xiaoping Zeng

Advisory Committee Co-Chairs
Chenming Hu
Omar Wing
Richard.M.M.Chen
Hiroshi Iwai
Satoshi Goto
Qianling Zhang

Program Committee Co-Chairs
Yinyin Lin
Hidetoshi Onodera
Bin Zhao
Jyi-Tsong Lin
Francois Rivet
Yi Zhao

Organizing Committee Co-Chairs
Mengqi Zhou
Huihua Yu
Min Liu

Industry Liaison
Peng Hu

Publicity Chair
Mengqi Zhou

Secretary-General
Fan Ye

Sponsored by IEEE Beijing Section
Co-Sponsored by Fudan University Chongqing University
Patrons by IEEE CAS Society
IEEE SSCS Shanghai Chapter
IET Shanghai Network
Chinese Institute of Electronics

2019 13th IEEE International Conference on ASIC (ASICON 2019) will be held in Chongqing, China, during Oct.29-Nov.1, 2019. The conference is intended to provide an international forum for Integrated circuit designers, ASIC users, system integrators, IC manufacturers, process and device engineers, and CAD/CAE tool developers to present their latest progress, development and research results in their respective fields. The four-day event features keynote speeches, invited talks, regular paper presentations and tutorials, delivered by leading experts in the respective fields, on state-of-the-art Integrated circuits, design methodologies, devices, processes and manufacturing technologies. The Excellent Student Paper award will be announced at the conference. Additionally, an exhibition on EDA tools, foundry technologies, IC processing/testing facilities, and novel ASIC products will be held during the conference.

The Scope of the Conference

Papers are solicited in, but not limited to, the following:

- I. Integrated Circuits and Design Techniques**
 - [1] Analog IC**
 - Amplifiers
 - Data converters (ADCs and DACs)
 - Power management ICs and Energy Harvesting
 - Clock generator, PLL and CDR
 - [2] Digital IC**
 - CPU, MCU, GPU and Embedded processors
 - Machine learning and AI circuits
 - Programmable devices (PLD, EPLD, HDPLD, FPGA, etc)
 - NOC
 - Low power technique
 - [3] Wireless, Wireline telecommunication and Optic Communication IC**
 - LNA, Mixer, PA, Integrated Antenna and Switches
 - RF and millimeter-wave Transceiver
 - RFID and IoT circuits
 - Serdes
 - Laser Driver and TIA
 - [4] Memory**
 - DRAM & SRAM
 - Flash memory
 - Ferroelectric memory
 - Phase change memory, RRAM, MRAM
 - Novel memory technique
 - [5] Sensor, Image Processing and Bio-medical IC**
 - Sensor circuits
 - Graph theory and computing
 - Biomedical circuits and systems
 - Wearable systems
 - [6] FPGA and DSP**
 - FPGA architecture and circuits
 - DSP architecture and circuits

- FPGA and DSP application
- [7] **Special application IC**
 - Anti-Radiation IC
 - Ultra-High Voltage Circuits
- [8] **Design for Testing**
 - Digital/analog/mix-signal testing
 - Design for testability and reliability
 - Test vector compression and silicon debug and diagnosis
 - Variation-aware design
 - Static and dynamic defect and fault recoverability
- II. **CAD Techniques**
- [9] **Circuits Simulation, Synthesis, Verification and Physical Design**
 - Analog circuits modeling and simulation
 - Logic synthesis, simulation and formal verification
 - Partitioning, placement and floor planning
 - Routing and detailed physical design
- [10] **CAD for System, Design for Manufacturing and Testing**
 - Embedded systems
 - Mixed technology/domain, reliable and alternative systems
 - Design for manufacturability and testing
- III. **New Techniques, New Processing, New Devices and Their Applications**
- [11] **MEMS Techniques**
 - Piezoelectric and MEMS application
 - Pyroelectric/IR/optical application
 - Sensors, chemical and bio-chips
- [12] **Nanoelectronics and Gigascale Systems**
 - Nano devices and NEMS
- [13] **New Devices: Heterojunction Devices, Fin FET, CNT MTJ Devices, 3-D Integration, etc.**
- [14] **New Processing: Advanced Interconnection Technology, High-K/Metal Gate Technology and Other VLSI New Processing**
- [15] **Processing Modeling & Simulation**
- IV. **Other VLSI Design and Device Related Topics**
- [16] **Other VLSI Design Related Topics**
- [17] **Other Devices Related Topics**

Papers Submission

Prospective authors are requested to submit full-length papers in English of **no more than four pages** using the proceedings format, double columned, 10pt fonts including figures, tables and references. For further information on the paper format, please refer to [“template”](#). The papers are submitted in their final form, if accepted, will be published as submitted. All submissions must be made at the conference website. Student authors, who want to compete for the Excellent Student Paper Award, should apply at the conference website. Detailed instructions for paper preparation and submission can be found at conference website. **Tutorial proposals are also invited.**

Contact persons: Prof. Huihua Yu

Prof. FanYe

Email: asicon_org@fudan.edu.cn
(Conference Issue)

Email: fanye@fudan.edu.cn
(Paper Submission)

For further information please visit conference web site:

<http://www.asicon.org>

Deadline of papers submittal is June 30, 2019
Paper acceptance/rejection will be informed by Aug. 15, 2019